4 bit divider design using first divider algorithm
Primary LanguageVerilogApache License 2.0Apache-2.0