Using ngspice, designing a minimum sized CMOS inverter such that the rise time and fall time are equal for some load capacitance. Evaluating the inverter delay for different fanouts(DUT with 1, 2, 3, . . . 8 inverters) and thus understanding the concept of logical effort.
Goto Documentation for all details.....