/my_multiplier

one cycle unsigned multiplier, don't cares of resources fpga or asic structures

Primary LanguageVerilogISC LicenseISC

No issues in this repository yet.