Design and Implementation of a UART Transreciever.
Primary LanguageVerilogApache License 2.0Apache-2.0