srinivasg137

I am an FPGA/ASIC RTL design engineer. I have 8+ years of experience in micro-architecture, RTL design.

srinivasg137's Stars

srinivasg137 doesn’t have any stars yet.