/RISCV-CORE-FPGA

This repository contains RISCV (RV32I) Single Cycle Processor RTL design in SystemVerilog and Testbench in C++ for fpga.

Primary LanguageSystemVerilog

This repository is not active