/swerv_sim

simulation env for swerv_th1, which is base on vcs & verdi

Primary LanguageSystemVerilog

swerv_sim

simulation env for swerv_th1, which is base on vcs & verdi

Step0: source setup.csh

Step1: ./run