Vivado project for a buffering UART on Basys3 board
Primary LanguageVHDL
This repository is not active