/vhdl-uart

Vivado project for a buffering UART on Basys3 board

Primary LanguageVHDL

Watchers