tonyalfred/Universal-Asynchronous-Receiver-Transmitter-UART
Implemented UART TX and RX Modules Using Verilog HDL. The RX Module uses the oversampling scheme in order to estimate the middle points of the transmitted bits and retrieve these points accordingly
Verilog