Geeks
veeYceeY
/
AUK-V-Aethia
AUK-V RV32I CPU
Primary Language
Verilog
GNU General Public License v3.0
GPL-3.0
AUK-V-Aethia GitHub
Markdown
Readme
0
Issues
5
Stargazers
1
Watcher
Stargazers
AnttiLukats
@micro-FPGA
SaiN28