Sample files to compile and run RTL design files on modelsim
Primary LanguageVerilog
No one’s star this repository yet.