vlsicad/clock-divide-by-n

this is verilog code for clock divider by n , n may be odd or even , and output clock is 50% duty cycle .

Verilog