xachb

Pinned Repositories

• vscode-verilog-hdl-support

  HDL support for VS Code

  Language:TypeScript287920275

• PeakRDL-regblock

  Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.

  Language:Python481510037

xachb's Repositories