SystemRDL/PeakRDL-regblock
Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
PythonGPL-3.0
Stargazers
- andrsmllr
- AshLeungYinChuan
- ben-marshall
- BochlinVästerås, Sweden
- digikalyna
- dimou-nikolaosHeraklion, Crete, Greece
- githubhjshuangjs@gmail.com
- ICLXL
- j-marjanovicAtom Computing
- JLeemaster
- joecropIntegense
- Jomit626
- JulianDeepwave
- kavinxrajTexas Instruments
- kele14x
- kevbrochCA
- KptainBiwouak
- krcb197Fareham, UK
- lmarien94KU Leuven
- lpawelcz
- manu38gre
- mfkiwl
- miguel9554Argentina
- MingyuL98Austin, Texas
- mirroez
- mohamedRenesas Electronics Corporation
- Nekitoz
- omasanoriJapan
- philipaxer
- rakesh2215
- Risto97CERN
- rkrajncSlovenia
- roowatt
- rw1nkler@antmicro
- saberxt
- zhuzhzhshanghai