i2s core, with support for both transmit and receive
Primary LanguageVerilog
This repository is not active