i2s core, with support for both transmit and receive
Primary LanguageVerilog
No issues in this repository yet.