/Wishbone-to-I2C-bus-controller-IP-Verification

ASIC Verification at 2022 Spring. This course only use SystemVerilog, did not use UVM.

Primary LanguageVHDL

Stargazers