Buck008/Transformer-Accelerator-Based-on-FPGA
You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size of the systolic array can be changed, now it is 16X16.
Verilog
Stargazers
- annosoo
- August-L-JFuzhou University
- AwakeAESouthern University of Science and Technology
- Devil-SX
- Eunkyung-Ham
- GeorgeLin200100
- HanderRi
- hao310rui140326
- HuberyHan
- HwangshuoWuhan Hubei China
- Journey955
- letianwangic
- lifekainshanghai
- lighteninglinXi'an, China
- linxuanda
- liusw-v
- lixiaolong12345678
- MRFiruzabadi
- nanoengThe University of Texas at Austin
- nuaaceieyty
- OkabeChristina
- PangTigerCo-Founder@FreeCircuit Technology
- Qinfanfan
- RedBlack888Beijing
- ringlikeabomb
- SaifLauSouth China University of Technology
- smallbengbeng
- supercooledithChina
- tallgeeze
- xiaomushui
- xiurui-panTsinghua University
- xuequanli1021
- Xuexiabc
- Yc3t
- Yonghao-Tan
- yunlong10University of Rochester