/workingzone-retilogiche2020

A VHDL implementation of a simplified version of the Working Zone encoding for the Digital Logic Design project at Politecnico di Milano(A.Y. 2019/2020)

Primary LanguageVHDLGNU General Public License v3.0GPL-3.0

Issues