/Project_ARCH_2

Simplified implementation of MIPS pipelined processor

Primary LanguageVHDLMIT LicenseMIT

Introduction

  • This is an implementation of a simplified 5 stage pipepeline microprocesser.
  • Fetch - Decode - Execute - Memory - Write back