SJTU-ECTL/MECALS

An approximate logic synthesis tool under the maximum error constraint

Verilog