RTL implementation of the AES algorithm with 128-bit key using Verilog.
Primary LanguageVerilog
No issues in this repository yet.