This is a collection of programs I wrote in Assembly for CPUs that use the RISC-V ISA. All assembly scripts were written inside the Rars simulator & some of them can be passed into the Ripes simulator to get a better grasp of the pipeline used in RISC-V CPUs.