TerosTechnology/vscode-terosHDL
VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
VHDLGPL-3.0
Watchers
- 00mjk
- BADCAB1E
- basheer55
- benjacam
- ghchris2021
- jhcloos
- joy20182018
- kebrahimpourMunich
- maksyukiInstitute of Computing Technology, CAS
- manuhardy
- nabeelshiraziIntel PSG
- nidiya
- nmcp88
- polyee13Luminar Technologies
- pphuthGermany
- qarlosalberto@softwareradiosystems
- simlastik-
- smgl9
- tirumalnaiduUniversity of Wisconsin-Madison
- TurnOffNODUniversity of Chinese Academy of Sciences
- wangwei518
- wuliqunyyLeuven Belgium