/UART_TX

A simple uart project implemented on FPGA

Primary LanguageVerilog

This repository is not active