Geeks
YiminGao0113
/
UART_TX
A simple uart project implemented on FPGA
Primary Language
Verilog
UART_TX GitHub
Markdown
Readme
0
Issues
2
Stargazers
1
Watcher
Watchers
YiminGao0113
University of Virginia