A HDL SDRAM controller designed for retro hardware and FPGAs
Primary LanguageSystemVerilogMIT LicenseMIT