Use Read Enables on all SRAMs

[seldridge]

The SRAMs really should be using the read enable lines. This is a low-effort power saving approach. Additionally, this can result in inadvertent reads/writes to the same addresses. FPGA BRAMs usually don't care about this (or: empirically there haven't been any errors here), however, ASIC SRAMs don't like this.