/parametrized_UART

Fully parameterizable uart (data width, clock frequency, parity bit [ON/OFF];[ODD/EVEN], stop bit length, baud rate, seniority [DESC/ASC])

Primary LanguageSystemVerilog

This repository is not active