/SPI-Interface

UVM Testbench to verify serial transmission of data between SPI master and slave

Primary LanguageSystemVerilog

This repository is not active