doudouli12/SPI-Interface
UVM Testbench to verify serial transmission of data between SPI master and slave
SystemVerilog
No issues in this repository yet.
UVM Testbench to verify serial transmission of data between SPI master and slave
SystemVerilog
No issues in this repository yet.