Simple Python parser for extracting HDL (VHDL or Verilog) documentation
Primary LanguagePythonMIT LicenseMIT