howardlau1999/yatcpu

Implement the 5-stage pipeline with the bypass feature

Closed this issue · 1 comments

Implement the 5-stage pipeline with the bypass feature

Currently, the MEM and the WB stages are coalesced in the third stage with the EX stage. We can implement a 5-stage pipeline with bypass to avoid stalls except the load-use hazard.