This tool translates synthesizable SystemC code to synthesizable SystemVerilog.
Primary LanguageC++OtherNOASSERTION