A set of small Verilog projects, to simulate and implement on FPGA development boards
Primary LanguageVerilog