jeras/fpga-hdl

A set of small Verilog projects, to simulate and implement on FPGA development boards

Verilog