Simple SDRAM controller written in SystemVerilog
Primary LanguageSystemVerilogMIT LicenseMIT
No issues in this repository yet.