/8-bits-RISC-CPU-Verilog

Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC(精简指令集)CPU(**处理器)简单结构和Verilog实现。

Primary LanguageVerilogMIT LicenseMIT

Issues