michg/pyocdriscv32

Python script for controlling the debug-jtag port of riscv cores

Verilog