/Parallel-IN-Parallel-OUT

In this type of register, there are no interconnections between the individual flip-flops since no serial shifting of the data is required. Data is given as input separately for each flip flop and in the same way, output also collected individually from each flip flop.

Primary LanguageVerilog

This repository is not active