/Not-so-simple-ALU

ALU module which receives input as headers and payloads from memory or direct operands and decodes them in order to use for arithmetic, bit-wise and shift operations. After this steps, this module returns output using same protocol.

Primary LanguageVerilog

No issues in this repository yet.