/SV_I2S_RX_CORE

Synthesizable SystemVerilog IP-Core of the I2S Receiver

Primary LanguageSystemVerilogMIT LicenseMIT

Watchers