Synthesizable SystemVerilog IP-Core of the I2S Receiver
Primary LanguageSystemVerilogMIT LicenseMIT
No issues in this repository yet.