supranational/vdf-fpga
Implementation of an RSA VDF evaluator targeting FPGAs.
SystemVerilogNOASSERTION
Stargazers
- abdallahdarwish
- aiseei
- alber2kn
- cagiurumescu
- carbeerZurich
- clvtor
- daedalusMontevideo, Uruguay
- Daeinar
- DaisukeMiyamotoTokyo, Japan
- delianConsultant
- eecysu
- esprush@Airbase
- etalian
- FerruckedeX
- HAOYUatHZ@scroll-tech @fluidex @ZenGo-X
- ion-conceptsIon Concepts
- jhmorris3486
- jim380Planet Earth
- jonspock
- kingmouf@IterativeWorks
- korbin@angellist
- LeoHChenStory Protocol
- manolazSaigon,Vietnam
- mengjiuxiLondon
- milannedicNovi Sad
- mitchellsoo
- moonjoAWSAmazon Web Services
- olgunataberkETH Zürich
- qizheng09SG
- QuanTech-ai
- SakuLaQAQ
- SebastianElvis@babylonlabs-io
- stevehooverRedwood EDA (@rweda, though most of our open source work is on gitlab)
- swedishhatCalifornia, USA
- tcovert2015Arrow Electronics
- wpank@AhaniaCapital