How to run project:
- Create project on questasim, in the same folder.
- Run 'do run/run_uvm.do' from simulator terminal for uvm environment test, or 'do run/run.do' for direct testbench.
Build a UVM Environment for an a Synchronous FIFO. Concepts like virtual sequencer, reset agents, assertions were used.
Verilog