tonyalfred/Synchronous-FIFO-Design-and-Verification-using-Verilog-and-UVM

Build a UVM Environment for an a Synchronous FIFO. Concepts like virtual sequencer, reset agents, assertions were used.

Verilog