upscale-project/sqed-generator

Python-based workflow to generate QED modules from ISA/architecture specifications

Verilog