Automatic generation of architecture-level models for hardware from its RTL design.
Primary LanguageVerilog