This repository is not active
0marAmr/UART-Interface
Design of Universal Asynchronous Receiver Transmitter Interface using verilog HDL
Verilog
Design of Universal Asynchronous Receiver Transmitter Interface using verilog HDL
Verilog
This repository is not active